
Today

Digital

- Numbering systems
- Digital circuits
- Logic States
- Boolean Logic Gates

Numbering Systems I

Decimal - Counting in Base 10 and *Converting to Decimal* There are a total of 10 unique numbers, 0, 1, . . ., 9




MSU Laboratory Electronics II (PHSX 262) Lecture 7

Numbering Systems II

Binary - Counting in Base 2 and Converting to Decimal

There are a total of 2 unique numbers, 0 and 1



Based with permission on lectures by John Getty

Numbering Systems IIIHexadecimal - Counting in Base 16
There are a total of 16 unique numbers:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, A, B, C, D, E, Fand
Converting to
Decimal

9E7B.8₁₆

 $9 \cdot 16^3 + E \cdot 16^2 + 7 \cdot 16^1 + B \cdot 16^0 + 8 \cdot 16^{-1} = 40,571.5_{10}$

This method can be applied to any number base to convert to decimal equivalent (base 10).

Base Conversion

For small numbers, a conversion table is convenient and can be readily developed.

Since most of the symbols look the same, it is critical that the base of the number be explicitly identified.

(Octal is base 8)

Decimal	Binary	Octal	Hex.
0	0	0	0
1	1	1	1
2	10	2	2
3	11	3	3
4	100	4	4
5	101	5	5
6	110	6	6
7	111	7	7
8	1000	10	8
9	1001	11	9
10	1010	12	А
11	1011	13	В
12	1100	14	C
13	1101	15	D
14	1110	16	E
15	1111	17	F
16	10000	20	10
17	10001	21	11

MSU Laboratory Electronics II (PHSX 262) Lecture 7

Modulo

Converting from Decimal to a different base is most easily accomplished using the modulo operation. For example, convert 435_{10} to hexadecimal.

$$435_{10}/16_{10} = 27_{10} \text{ rmndr } 3_{10} \quad \underline{\text{Dec to Hex}} \quad 3_{16} \quad \text{LSD}$$

$$27_{10}/16_{10} = 1_{10} \text{ rmndr } 11_{10} \quad \underline{\text{Dec to Hex}} \quad B_{16}$$

$$1/16_{10} = 0_{10} \text{ rmndr } 1_{10} \quad \underline{\text{Dec to Hex}} \quad 1_{16} \quad \text{MSD}$$

$$\text{Therefore } 435_{10} = 1\text{B3}_{16}$$

$$\text{Check: } 1^*16^2 + 11^*16^1 + 3^*16^0 = 435_{10}$$

MSU Laboratory Electronics II (PHSX 262) Lecture 7

Decimal to Binary Convert 171_{10} to binary: $171_{10}/2 = 85_{10}$ r1 LSB 1 $85_{10}/2 = 42_{10}$ r1 1 $42_{10}/2 = 21_{10}$ r0 0 $21_{10}/2 = 10_{10}$ r1 1 $10_{10}/2 = 5_{10}$ r0 0 $5_{10}/2 = 2_{10} r1$ 1 $2_{10}/2 = 1_{10} r0$ 0 $1_{10}/2 = 0_{10} r 1$ 1 MSB

$171_{10} = 10101011_2$

MSU Laboratory Electronics II (PHSX 262) Lecture 7

Bits and Computer-ese

Bit: 1 or 0

• High or Low; True or False; Binary value

Byte: 11111111₂, 377₈, 255₁₀, FF₁₆

- 8 bits, represented by two hexadecimal numbers
- 32 and 64 bit processors are now common
- One byte is 256 units in decimal (0 to 255)
- Storage measure (4GByte RAM, 1TB Hard disk)

Word: 2 Bytes typically (sometimes more)

• Word is integer number of bytes (16 or more bits)

Digital Signals and Noise

"Immune" to noise

- All electronic signals are susceptible to noise, but digital signals are more tolerant to low "signal to noise ratios".
- Information (a value) transmitted via an analog signal can lose accuracy due to additive noise. Accuracy = SNR.
- Digital signals, if no bits are lost, transfer is 100% accurate up the number of bits (information) transmitted.
- Threshold restoration of digital data


– Example: >0.5V => 1V (high) <0.5V =>0V (low)

 Hysteretic processing decreases susceptibility to noise Example for -1V to 1V binary signal:


- If current state is "1", requires signals to drop to "-0.5" to switch to "-1"

- If current state is "-1", requires signals to rise to "0.5" to switch to "1"

Noisy Analog Signal



MSU Laboratory Electronics II (PHSX 262) Lecture 7



MSU Laboratory Electronics II (PHSX 262) Lecture 7

Digital Signals

Advantages

- Improved storage density
- More powerful/accurate signal processing

Disadvantages


- We live in analog world
- A/D and D/A conversion introduces noise or distortion
 - Accurate to within ±1LSB (least significant bit
 - What is the difference between Noise and Distortion?

Logic States

The on-off behavior of digital signals is used to represent individual bits. :

- 0 = False, binary zero
- 1 = True, binary one

(This convention is referred to as positive logic.)



"Switch" is read as switch closed. "Switch" is read as "not" switch. So when the switch is open, "Switch" is true.

Logic Thresholds and Levels

Input Threshold - the

boundary voltage at which a logic device changes its interpretation of an input signal either as a logical false or logical true.




→= typical

value


Output Level - the output voltage from a logic device that can be expected for logic false and logic true values.

Low or False




CMOS

Input Thresholds



The upper block is the range of input voltages where it is *guaranteed* that the device recognizes the signal as a logical true.






The lower block is the *guaranteed* range for logical false inputs.

Output Levels

- For output signals, the arrow represents the *typical* voltages that are output for true and false signals.

Manufacturers *guarantee* that the output voltage representing a logical true will fall within the range indicated by the upper block.*





The lower block is the guaranteed range for logical false output signals.

* - assuming all other specifications are satisfied

MSU Laboratory Electronics II (PHSX 262) Lecture 7

Based with permission on lectures by John Getty

Noise Margin


Noise Margin or *noise immunity* is defined as the difference between the guaranteed input-threshold and output levels.

High noise margin

$$N_{M_H} = V_{out_H} - V_{in_H}$$

Low noise margin


$$N_{M_L} = V_{in_L} - V_{out_L}$$



MSU Laboratory Electronics II (PHSX 262) Lecture 7


Some Standard Thresholds

TTL



CMOS

Input Output



MSU Laboratory Electronics II (PHSX 262) Lecture 7


Logic Functions




Boolean	George Boole		
	Sy	(1815-1864)	
Name	Algebraic	Schematic	Example
AND	•, ∩, ∧	<u>1</u> <u>3</u>	1•0=0
OR	+,∪,∨	$\frac{1}{2}$ 3	1+0=1
NOT	Ā, ', ¬		1'=0

MSU Laboratory Electronics II (PHSX 262) Lecture 7

AND Gate




 $\frac{Algebraic example}{Q = A \cdot B}$



MSU Laboratory Electronics II (PHSX 262) Lecture 7

OR Gate





 $\frac{\text{Algebraic example}}{Q = A + B}$

Truth Table Q B А \cap () \cap ()1 1 1 1 ()1 1 1

MSU Laboratory Electronics II (PHSX 262) Lecture 7

NOT Gate






Algebraic example

O = A

MSU Laboratory Electronics II (PHSX 262) Lecture 7


NAND Gate

NOT AND is created by inverting an AND gate



MSU Laboratory Electronics II (PHSX 262) Lecture 7

NOR Gate




MSU Laboratory Electronics II (PHSX 262) Lecture 7

Page 24

Based with permission on lectures by John Getty

Example gate circuits



good resource: http://www.hanssummers.com/gates.html

MSU Laboratory Electronics II (PHSX 262) Lecture 7

Basic Boolean Identities

For a more complete list, see Table 8.3 in H&H page 491

Identity and Zero
$$A \cdot 1 = A$$
, $A \cdot 0 = 0$, $A \cdot A = A$
 $A + 1 = 1$, $A + 0 = A$, $A + A = A$
 $\overline{1} = 0$, $\overline{0} = 1$
 $A \cdot \overline{A} = 0$, $A + \overline{A} = 1$, $(\overline{A}) = A$ "Not" (inversion)
Associative $A \cdot B \cdot C = (A \cdot B) \cdot C = A \cdot (B \cdot C)$
Properties $A + B + C = (A + B) + C = A + (B + C)$
 $A \cdot (B + C) = (A \cdot B) + (A \cdot C)$ Distributive Property
Absorption Theorems $A + A \cdot B = A$, $A \cdot (A + B) = A$
 $\overline{A + B} = \overline{A} \cdot \overline{B}$ $\overline{A \cdot B} = \overline{A} + \overline{B}$ DeMorgan's Theorems

MSU Laboratory Electronics II (PHSX 262) Lecture 7